82S140-F,N • 82S141-F,N

DESCRIPTION

The 82S140 and 82S141 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S140 and 82S141 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 4 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S140 and 82S141 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S140/141, F, and for the military temperature range (-55°C to +125°C) specify S82S140/141, F.


FEATURES

- Address access time: N82S140/141: 60ns max S82S140/141: 90ns max
- Power dissipation: .17mW/bit typ
- Input loading:
 - N82S140/141: -100μA max S82S140/141: -150μA max
- On-chip address decoding
- Output options:
 - S82S140: Open collector S82S141: Tri-state
- . No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logicCode conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
Vin	Input voltage	+5.5	Vdc
	Output voltage		Vdc
Voh	High (82S140)	+5.5	
Vo	Off-state (82S141)	+5.5	
-	Temperature range		°C
TA	Operating		
	N82S140/141	0 to +75	
	S82S140/141	-55 to +125	
T _{STG}	Storage	-65 to +150	

82S140-F,N • 82S141-F,N

DC ELECTRICAL CHARACTERISTICS N82S140/141: 0° C \leq T_A \leq +75° C, 4.75V \leq V_{CC} \leq 5.25V S82S140/141: -55° C \leq TA \leq +125 $^{\circ}$ C, 4.5V \leq VCC \leq 5.5V

		The second secon	N	32S140/1	41	S8	2S140/1	41	
PARAMETER		TEST CONDITIONS1	Min Typ2		Max	Min	Typ ²	Max	UNIT
VIL VIH VIC	Input voltage Low High Clamp	I _{IN} = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	. V
V _{OL} V _{OH}	Output voltage Low High (82S141)	$I_{OUT}=9.6 mA$ $\overline{CE}_1=Low,\ I_{OUT}=-2 mA,\ \overline{CE}_2=Low,$ $CE_3=High,\ CE_4=High,\ High\ stored$	2.4		0.45	2.4		0.5	V
lıc lın	Input current Low High	V _{IN} =0.45V V _{IN} = 5.5V			-100 40			-150 50	μΑ
lolk	Output current Leakage (82S140)	\overline{CE}_1 = High, V_{OUT} = 5.5V, \overline{CE}_2 = High, CE_3 = Low, CE_4 = Low			40			60	μΑ
lo(off)	Hi-Z state (82S141)	$\label{eq:center} \begin{split} \overline{CE}_1 &= \text{High, V}_{OUT} = 0.5\text{V, } \overline{CE}_2 = \text{High,} \\ CE_3 &= \text{Low, CE}_4 = \text{Low} \\ \overline{CE}_1 &= \text{High, V}_{OUT} = 5.5\text{V, } \overline{CE}_2 = \text{High,} \end{split}$			-40 40			-60 60	μΑ
los	Short circuit (82S141)	$CE_3 = Low, CE_4 = Low$ $V_{OUT} = 0V$	-20		-70	-15		-85	mA
Icc	V _{CC} supply current			140	175		140	185	mA
C _{IN} C _{OUT}	Capacitance Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$

N82S140/141: 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V S82S140/141: -55° C \leq T_A \leq +125° C, 4.5V \leq V_{CC} \leq 5.5V

N82S140/141 S82S140/141 **PARAMETER** то FROM UNIT Max Typ² Max Typ² Min Access time T_{AA} Output Address 40 60 40 90 Output Chip enable 20 50 TCE Disable time Output Chip disable 40 Tcd


^{1.} Positive current is defined as into the terminal referenced.
2. Typical values are at $V_{CC}=5.0V$, $T_A=+25^{\circ}C$.

82S140-F,N • 82S141-F,N

TEST LOAD CIRCUIT

DUT C_L (INCLUDES SCOPE & JIG CAPACITANCE)

VOLTAGE WAVEFORM



	PARAMETER	TEST CONDITIONS		LIMITS		
			Min	Тур	Max	UNIT
VCCP	Power supply voltage To program ¹	I _{CCP} = 375 ± 75mA, Transient or steady state	8.5	8.75	9.0	, v
Vcch Vccl	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs ICCP	Verify threshold ² Programming supply current	V _{CCP} = +8.75 ± .25V	1.4 300	1.5	1.6 450	V mA
VIH VIL	Input voltage High Low		2.4 0	0.4	5.5 0.8	V
liH liL	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$			50 -500	μΑ
Vout	Output programming voltage ³	$I_{OUT} = 200 \pm 20$ mA, Transient or steady state	16.0	17.0	18.0	V
lout	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
TR	Output pulse rise time		10		50	μs
tp	CE programming pulse width		0.3	0.4	0.5	ms
to	Pulse sequence delay		10			μs
TPR	Programming time	V _{CC} = V _{CCP}		1	12	sec
TPSI	Initial programming pause	$V_{CC} = 0V$	6			sec
TPR+TPS	Programming duty cycle4				50	%
FL	Fusing attempts per link				2	cycle

NOTES

- Bypass V_{CC} to GND with a 0.01µF capacitor to reduce voltage spikes.
 V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
 Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle.


- Programming duty cycle is 50% after continuous programming at 100% duty cycle.
 This is an updated method of programming and does not obsolete any programming systems presently being used.

BIPOURE MEMORY

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply $\overline{CE}_1 = High$, $\overline{CE}_2 =$ Low, $CE_3 = High$ and $CE_4 = High$.
- 2. Select the Address to be programmed, and raise V_{CC} to V_{CCP} = $8.75 \pm .25$ V.
- 3. After 10 μ s delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
- 4. After 10μs delay, pulse the CE₁ input to logic low for 0.3 to 0.5ms.
- 5. After $10\mu s$ delay, remove +17V from the programmed output.
- 6. To verify programming, after $10\mu s$ delay, lower V_{CC} to V_{CCH} = $+5.5 \pm .2$ V, and apply a logic low level to the CE input. The programmed output should remain in the high state. Again, lower VCC to VCCL =
- $+4.5 \pm .2V$, and verify that the programmed output remains in the high state.
- 7. Raise V_{CC} to V_{CCP} = 8.75 \pm .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After $10\mu s$ delay, repeat steps 2 through 7 to program all other address locations.

TYPICAL PROGRAMMING SEQUENCE



can also be executed at the operating Vcc limits specified in the dc characteristics.