82S146-F • 82S147-F

DESCRIPTION

The 82S146 and 82S147 are field-programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

The 82S146 and 82S147 include on-chip decoding and one chip enable input for ease of memory expansion, and feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S146 and 82S147 devices are available in the commercial temperature range (0°C to +75°C), and are specified as N82S146/147. F.


FEATURES

- · Address access time: 45ns max
- · Power dissipation: 155mA max
- Input loading: -100μA max
- . One chip enable input
- · On chip address decoding
- Output options:
 82S146: Open collector
 82S147: Tri-state
- No separate fusing pins
- Fully TTL compatible

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- · Hardwired algorithms
- Control store
- Random logic
- Code conversion


PIN CONFIGURATION



PIN DESIGNATION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	A ₀	Address
2	A ₁	Address
3	A ₂	Address
4	A ₃	Address
5	A4	Address
6	01	Output
7	O ₂	Output
8	O ₃	Output
9	04	Output
10	GND	Ground
11	O ₅	Output
12	O ₆	Output
13	O ₇	Output
14	O ₈	Output
15	ĈĒ	Chip enable bar
16	A 5	Address
17	A ₆	Address
18	A 7	Address
19	A8	Address
20	Vcc	Power supply voltage

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT	
Vcc	Power supply voltage	+7	Vdc	
VIN	Input voltage	+5.5	Vdc	
	Output voltage	1	Vdc	
V _{OH}	High (82S146)	+5.5		
Vo	Off-state (82S147)	+5.5		
	Temperature range	i	°C	
T_A	Operating	0 to +75		
TSTG	Storage	-65 to +150	1	

sinnetics

82S146-F • 82S147-F

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le +75^{\circ}C, \ 4.75V \le V_{CC} \le 5.25V.$

PARAMETER			LIMITS			
		TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
	Input voltage				0.5	٧
VIL	Low		2.0	1	.85	
VIH	High	I _{IN} = -18mA	2.0	-0.8	-1.2	
Vic	Clamp	IIN TOTA		-0.0	-1.2	
	Output voltage					V
V_{OL}	Low	I _{OUT} = 9.6mA	١		0.45	
Vон	High (82S147)	CE = Low, I _{OUT} = -2mA, High stored	2.4			
	Input current					μA
liL	Low	$V_{1N} = 0.45V$			-100	
lін	High	$V_{1N} = 5.5V$		•	40	
	Output current					
lolk	Leakage (82S147)	\overline{CE} = High, V_{OUT} = 5.5V			40	μΑ
IO(OFF)	Hi-Z state (82S147)	CE = High, Vout = 0.5V			-40	μA
	01 4 1 11 (000447)	CE = High, Vout = 5.5V	-20		40 -70	mA
los	Short circuit (82S147)	V _{OUT} = 0V	-20		-70	mA
Icc	V _{CC} supply current			115	155	mA
	Capacitance	$V_{CC} = 5.0V$				pF
CIN	Input	$V_{IN} = 2.0V$		5	İ	
Соит	Output	$V_{OUT} = 2.0V$		8	1	


$\textbf{AC ELECTRICAL CHARACTERISTICS} \quad R_1 = 470\Omega, \ R_2 = 1 \text{k}\Omega, \ C_L = 30 \text{pF}, \ 0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}, \ 4.75 \text{V} \leq V_{CC} \leq 5.25 \text{V}$

		TO FRO	FDOM		LIMITS		UNIT
PA	RAMETER		FROM	Min	Typ ²	Max	ONT
Taa Tce	Access time	Output Output	Address Chip enable		30 20	45 30	ns
T _{CD}	Disable time	Output	Chip disable		20	30	ns

NOTES

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are at $V_{CC} = 5.0V$, $T_A = +25^{\circ}C$.


TEST LOAD CIRCUIT



signetics

82S146-F • 82S147-F

VOLTAGE WAVEFORM



PROGRAMMING SYSTEM SPECIFICATIONS 4 T_A = +25°C. (Testing of these limits may cause programming of device.)

PARAMETER		TEST CONDITIONS ¹	LIMITS			
			Min	Typ ²	Max	UNIT
V _{CCP}	Power supply voltage To program¹	$I_{CCP}=425\pm75$ mA, Transient or steady state	8.5		9.0	V
Vccvh VccvL	Verify limit Upper Lower		5.3 4.3		5.7 4.7	V
Vs ICCP	Verify threshold ² Programming supply current	$V_{CCP} = +8.75 \pm .25V$	1.4 350		1.6 500	V mA
V _{IH} V _{IL}	Input voltage High Low		2.4		5.5 0.8	٧
hн hL	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$			50 -500	μΑ
VOPF IOPF TR tp tD tv TPVA TPVM FL	Forced output voltage (program) ³ Forced output current (program) Output pulse rise time CE programming pulse width Pulse sequence delay CE verify pulse width Address program-verify cycle Memory program-verify time (continuous) Fusing attempts per link	I _{OPF} = 200 ± 20mA, Transient or steady state V _{OPF} = +17 ± 1V	16.0 180 10 100 5 1		18.0 220 125 1 20	V mA μs μs μs ms sec cycle

PROGRAMMING NOTES

- Bypass V_{CC} to GND with a 0.01µF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- This voltage should be maintained within specified limits during the entire fusing cycle. For a
 transient current of 150mA, limit voltage spikes to a maximum slew rate of 2V/µs, and 10µs maximum
 recovery.
- 4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics. They contain new limits for minimizing total device programming time, which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

118


signetics

82S146-F • 82S147-F

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply \overrightarrow{CE} = High.
- 2. Select the Address to be programmed, and raise Vcc to Vccp.
- After t_D delay, apply V_{OPF} to the output to be programmed. Program one output at the time.
- 4. After t_D delay, pulse the $\overline{\text{CE}}$ input to logic low for a time t_D.
- After t_D delay, remove V_{OPF} from the programmed output.
- Repeat steps 3 through 5 to program other bits at the same address.
- To verify programming of all bits at the same address after t_D delay lower V_{CC} to V_{CCVL} and apply a logic low level to the
- CE input. All programmed outputs should remain in the logic high state.
- After to delay, repeat steps 2 through 7 to program, and verify all other address locations.
- After t_D delay raise V_{CC} to V_{CCVH} and verify all memory locations by applying a logic low level to CE, and cycling through all device addresses.

TYPICAL PROGRAMMING SEQUENCE



119