DESCRIPTION


The 82S184 and 82S185 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S184 and 82S185 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.


Both 82S184 and 82S185 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C specify N82S184/185, I, and for the military temperature range (-55°C to +125°C) specify S82S184/185, I.

FEATURES

- Low power dissipation: 50μW/bit typ
- Address access time: N82S184/185: 100ns max
 - N82S184/185: 100ns max S82S184/185: 150ns max
- Input loading:
 - N82S184/185: -100μA max S82S184/185: -150μA max
- On-chip address decoding
- Output options:
 - 82S184: Open collector 82S185: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
V _{OH}	High (82S184)	+5.5	
Vo	Off-state (82S185)	+5.5	
	Temperature range		o c
TA	Operating		
	N82S184/185	0 to +75	
	S82S184/185	-55 to +125	
T _{STG}	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S184/185: 0° C \leq TA \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V

S82S184/185: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER		TEST CONDITIONS	N82S184/185			S82S184/185			UNIT
		TEST CONDITIONS1		Typ ² Max Min Ty		Typ ²	2 Max		
VIL VIH	Input voltage Low High		2.0		.85	2.0		.80	V
Vic	Clamp	I _{IN} = -18mA	2.0	-0.8	-1.2	2.0	-0.8	-1.2	
V _{OL} Voh	Output voltage Low High (82S185)	I _{OUT} = 16mA CE = Low, I _{OUT} = -2mA, High stored	2.4		0.45	2.4		0.5	V
lıL lın	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μΑ
lolk Io (OFF)	Output current Leakage (82S184) Hi-Z state (82S185) Short circuit (82S185)	CE High, Vout 5.5V CE High, Vout 0.5V CE High, Vout 5.5V Vout 0 0	-20		40 -40 40 -70	-15		60 -60 60 -85	μA μA mA
lcc	V _{CC} supply current			80	120		80	130	mA
C _{IN} Cout	Capacitance Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega, R_2 = 600\Omega, C_L = 30pF^3$

N82S184/185: 0° C \leq T_A \leq +75°C, 4.75V \leq V_{CC} \leq 5.25V S82S184/185: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V $\leq V_{CC} \leq 5.5$ V


PARAMETER	то	FROM	N82S184/185			S82S184/185			UNIT
PANAMETER			Min	Typ ²	Max	Min	Typ ²	Max	Olvii
Access time									ns
TAA	Output	Address		70	100		70	125	
T _{CE}	Output	Chip enable		30	40		30	60	
Disable time									ns
TCD	Output	Chip disable		30	40		30	60	

- 1. All voltage values are with respect to network ground terminal. 2. All typical values are at $V_{CC}=5V$, $T_A=25^{\circ}C$.
- 3. Positive current is defined as into the terminal referenced.4. Duration of the short circuit should not exceed 1 second.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) T_A = +25°C

PARAMETER						
		TEST CONDITIONS	Min	Min Typ M		ax UNIT
Vсср	Power supply voltage To program ¹	$I_{CCP} = 375 \pm 75 \text{mA},$ Transient or steady state	8.5	8.75	9.0	V :
Vcch Vcch	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs ICCP	Verify threshold ² Programming supply current	V _{CCP} = +8.75 ± .25V	1.4 300	1.5	1.6 450	V mA
VIH VIL	Input voltage High Low		2.4	0.4	5.5 0.8	V
Tier Tie	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$			50 -500	μΑ
Vout	Output programming voltage ³	$I_{OUT} = 200 \pm 20$ mA, Transient or steady state	16.0	17.0	18.0	V
lout	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
T_R	Output pulse rise time		10	1	50	μs
tp	CE programming pulse width		0.3	0.4	0.5	ms
t_D	Pulse sequence delay		10			μs
TPR	Programming time	VCC = VCCP			12	sec
T _{PSI}	Initial programming pause	$V_{CC} = 0V$	6			sec
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle ⁴				50	%
FL	Fusing attempts per link				2	cycle

- Bypass V_{CC} to GND with a 0.01 μF capacitor to reduce voltage spikes.
 Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes
- the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 3. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle.
- Programming duty cycle is 55% after continuous programming at 100% duty cycle.
 This is an updated method of programming and does not obsolete any programming systems presently being used.

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC}. Apply \overline{CE} = High.
- 2. Select the Address to be programmed, and raise V_{CC} to V_{CCP} = 8.75 \pm .25V.
- 3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
- 4. After $10\mu s$ delay, pulse the \overline{CE} input to logic low for 0.3 to 0.5ms.
- 5. After 10µs delay, remove +17V from the programmed output.
- To verify programming, after 10 μs delay, lower V_{CC} to V_{CCH}=+5.5±.2V, and apply a logic low level to the CE input. The programmed output should remain in the
- high state. Again, low V_{CC} to V_{CCL} = +4.5 \pm .2V, and verify that the programmed output remains in the high state.
- 7. Raise V_{CC} to V_{CCP} = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After $10\mu s$ delay, repeat steps 2 through 7 to program all other address locations.

TYPICAL PROGRAMMING SEQUENCE

