OBJECTIVE SPECIFICATION

82S190-I • 82S191-I

DESCRIPTION

The 82S190 and 82S191 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S190 and 82S191 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 3 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S190 and 82S191 devices are available in the commercial and military ranges. For the commercial temperature range (0°C to +75°C) specify N82S190/191, I, and for the military temperature range (-55°C to +125°C) specify S82S190/191, I.


FEATURES

- Address access time: N82S190/191: 80ns max S82S190/: 100ns max
- Power dissipation : 40μW/bit typ
- Input loading:
 - N82S190/191: -100μA max S82S190/191: -150μA max
- 3 chip enable inputs
- On-chip address decoding
- Output options:
 - 82S190: Open collector 82S191: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

· F	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
Voh	High (82S140)	+5.5	
Vo	Off-state (82S141)	+5.5	
	Temperature range		°C
TA	Operating		
• • • • • • • • • • • • • • • • • • • •	N82S190/191	0 to +75	
	S82S190/191	-55 to +125	
T _{STG}	Storage	-65 to +150	

16,384-BIT BIPOLAR PROM (2048X8)

82S190 (0.C.)/82S191 (T.S.)

OBJECTIVE SPECIFICATION

82S190-I • 82S191-I

DC ELECTRICAL CHARACTERISTICS N82S190/191: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V S82S190/191: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

			N82S190/191			S82S190/191			UNIT
PARAMETER		TEST CONDITIONS ¹	Min	Min Typ2 Max		Min Typ2 Max			
V _{IL} V _{IH} V _{IC}	Input voltage Low High Clamp	I _{IN} = -18mA	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	V
Vol Voh	Output voltage Low High (82S191)	$I_{OUT} = 9.6$ mA $I_{OUT} = -2$ mA, $\overline{CE}_1 = Low$, $CE_2 = High$, $CE_3 = High$, High stored	2.4		0.45	2.4		0.5	V
lic lin	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μА
lolk lo(off)	Output current Leakage (82S190) Hi-Z state (82S191)	V _{OUT} = 5.5V, $\overline{\text{CE}}_1$ = High, CE ₂ = Low, $\underline{\text{CE}}_3$ = Low V _{OUT} = 0.5V, $\overline{\text{CE}}_1$ = High,			40 -40			60 -60	μ Α μ Α
		$CE_2 = Low, CE_3 = Low$ $V_{OUT} = 5.5V, \overline{CE}_1 = High,$ $CE_2 = Low, CE_3 = Low$			40			60	
los	Short circuit (82S191)	V _{OUT} = 0V	-20	100	-70	-15		-85	mA
Icc	Vcc supply current			130	175		130	185	mA
C _{IN} C _{OUT}	Capacitance Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega, R_2 = 1k\Omega, C_L = 30pF$

N82S190/191: $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

S82S190/191: -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V

PARAMETER	то		N82S190/191		S82S190/191			1	
		FROM	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
Access time						l			ns
TAA	Output	Address		50	80	l	50	100	l
T _{CE}	Output	Chip enable	Ì	20	40		20	50	ĺ
Disable time									ns
T _{CD}	Output	Chip disable		20	40		20	50	Í


NOTES

- 1. Positive current is defined as into the terminal referenced. 2. Typical values are at $V_{CC}=5.0V$, $T_A=+25^{\circ}C$.


OBJECTIVE SPECIFICATION

82S190-I • 82S191-I

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) TA = +25°C

PARAMETER			LIMITS			
		TEST CONDITIONS	Min	Тур	Max	UNIT
VCCP	Power supply voltage To program ¹	$I_{CCP} = 375 \pm 75$ mA, Transient or steady state	8.5	8.75	9.0	V
V _{CCH} V _{CCL}	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	. V
Vs ICCP	Verify threshold ² Programming supply current	V _{CCP} = +8.75 ± .25V	1.4 300	1.5	1.6 450	V mA
V _I H V _I L	Input voltage High Low		2.4 0	0.4	5.5 0.8	٧
lin i	Input current High Low	V _{IH} = +5.5V V _{IL} = +0.4V			50 -500	μΑ
Vout	Output programming voltage ³	I _{OUT} = 200 ± 20mA, Transient or steady state	16.0	17.0	18.0	V
lout	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
T _R	Output pulse rise time		10		50	μs
tp	CE programming pulse width		0.3	0.4	0.5	, ms
t _D	Pulse sequence delay	•	.10			μs
TPR	Programming time	V _{CC} = V _{CCP}			12	sec
T _{PSI}	Initial programming pause	V _{CC} = 0V	6			sec
T _{PR} T _{PR} +T _{PS}	Programming duty cycle4				50	%
FL	Fusing attempts per link				2	cycle

NOTES


- 1. Bypass V_{CC} to GND with a $0.01 \mu F$ capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure the 17± 1V output voltage is maintained during the entire fusing cycle.
 Programming duty cycle is 50% after continuous programming at 100% duty cycle.
 This is an updated method of programming and does not obsolete any programming systems presently being used.

82S190-I • 82S191-I

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC} . Apply $\overline{CE}_1 = High$, $CE_2 =$ High and CE₃ = High.
- 2. Select the Address to be programmed, and raise V_{CC} to $V_{CCP} = 8.75 \pm .25V$.
- 3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Progam one output at the time.
- 4. After 10μs delay, pulse the CE₁ input to logic low for 0.3 to 0.5ms.
- 5. After $10\mu s$ delay, remove +17V from the programmed output.
- 6. To verify programming, after 10 μs delay, lower V_{CC} to $V_{CCH} = +5.5 \pm .2V$, and apply a logic low level to the \overline{CE}_1 input. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} =
- $+4.5 \pm .2V$, and verify that the programmed output remains in the high state.
- 7. Raise V_{CC} to V_{CCP} = 8.75 \pm .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After $10\mu s$ delay, repeat steps 2 through 7 to program all other address locations.

TYPICAL PROGRAMMING SEQUENCE



can also be executed at the operating V_{CC} limits specified in the dc characteristics.