# 93452 / 93453 ISOPLANAR SCHOTTKY TTL MEMORY 1024×4-BIT PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION = The 93453 and 93453 are 64th days to the same of the

**DESCRIPTION** — The 93452 and 93453 are fully decoded high-speed 4096-bit field Programmable Read Only Memories organized 1024 words by four bits per word. The devices are identical except for the output stages. The 93452 has uncommitted collector outputs, while the 93453 has 3-state outputs. In either case, the outputs are enabled when  $\overline{\text{CS}}_1$  and  $\overline{\text{CS}}_2$  are LOW.

- FULL MIL AND COMMERCIAL RANGES
- FAST ADDRESS ACCESS TIME 35 ns TYP
- ORGANIZATION 1024 WORDS X 4 BITS
- UNCOMMITTED COLLECTOR OUTPUTS 93452
- 3-STATE OUTPUTS 93453
- FULLY DECODED ON-CHIP ADDRESS DECODER AND BUFFER
- CHIP SELECT INPUTS PROVIDE EASY MEMORY EXPANSION
- WIRED-OR CAPABILITY
- 18-PIN DUAL IN-LINE PACKAGE
- REPLACES FOUR 256 X 4 PROMs

### PIN NAMES

Ao to A9


Address Inputs


 $\overline{cs}_1, \overline{cs}_2$ 

Chip Select Inputs

O<sub>1</sub> to O<sub>4</sub>

Data Outputs





# FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY 93452 / 93453

FUNCTIONAL DESCRIPTION - The 93452 and 93453 are bipolar field Programmable Read Only Memories (PROMs) organized 1024 words by four bits per word. Open collector outputs are provided on the 93452 for use in wired-OR systems. The 93453 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Selects for both devices are active LOW; conversely, a HIGH (logic "1") on the  $\overline{\text{CS}}_1$  or  $\overline{\text{CS}}_2$  will disable all outputs.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the  ${\sf A}_{\sf O}$  through  $A_{Q}$  inputs, the chip is selected, and data is valid at the outputs after  $t_{AA}$  nanoseconds.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined below.

PROGRAMMING - The 93452 and 93453 are manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "O" state by following the procedure shown below. One may build a programmer to satisfy the specifications or buy any of the commercially available programmers which meet these specifications.

### PROGRAMMING SPECIFICATIONS

CHARACTERISTIC	SYMBOL	MIN	RECOMMENDED VALUE	MAX	UNITS	COMMENTS
Address Input	VIH VIL	2.4 0	5.0 0	5.0 0.4	V V	Do not leave inputs open
Chip Select	cs₁,cs₂	2.4	5.0	5.0	V	Pin 8 or 10 or both
Programming Voltage Pulse	VOP	20	21	21	V	Applied to output to be programmed
Programming Pulse Width	tpw	0.05	0.18	50	ms	All bits can be programmed in ≤ 4.1 sec.
Duty Cycle, Programming Pulse			20	*	%	*Maximum duty cycle to maintain T <sub>C</sub> < 85°C
Programming Pulse Rise Time	t <sub>r</sub>	0.5	1.0	3.0	μs	
Number of Pulses Required		1	4	8		
Power Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V	
Case Temperature	t <sub>c</sub>		25	85	°C	
Programming Pulse Current Max.	lOP			100	mA	If pulse generator is used, set current limit to this max value
Low V <sub>CC</sub> Read	Vcc		4.4	5.0	V	Programming Read Verify

PROGRAMMING SEQUENCE - The Fairchild 93452/93453 may be programmed using the following method.

- 1. Apply the proper power,  $V_{CC} = 5.0 \text{ V}$ , GND = 0 V.
- Select the word to be programmed by applying the appropriate voltages to the address pins A<sub>0</sub> through A<sub>9</sub>.
   Enable the chip for programming by application of a HIGH (logic "1") to Chip Select (CS<sub>1</sub>), pin 8 or (CS<sub>2</sub>), pin 10
- 4. Apply the 21 V programming pulse to the output associated with the bit to be programmed. The other outputs may be left open or tied to any logic "1" (output HIGH), i.e., 2.4 V to V<sub>CC</sub>. Note that only one output may be programmed at a
- 5. To verify the logic "0" in the bit just programmed, remove the programming pulse from the output and sense it after applying logic "0"s to Chip Select inputs  $\overline{CS}_1$  and  $\overline{CS}_2$ .
- 6. The above procedure is then repeated to program other bits on the chip.
- 7. See Chapter 6 for further details.

# FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY 93452/93453

**BOARD PROGRAMMING** — To program a single PROM out of a group of "OR" tied memories the following procedure is required. (See Figure 1)

- 1. Connect all CS<sub>2</sub> pins to ground.
- 2. Connect the outputs of a TTL Decoder (supplied by V<sub>CC</sub> = +12.6 V, V<sub>EE</sub> = +7.6 V) to the CS<sub>1</sub> pins of the memories on the board.
- Address the decoder such that the particular decoder output connected to the CS<sub>1</sub> pin of the memory to be programmed will be LOW at +7.8 V. All the other decoder outputs will be HIGH at +10.6 V.
- 4. Apply the 21 V programming pulse to one group of "OR" tied outputs selected for programming; only the addressed bit in the +7.8 V selected memory will program, all other memories remain deselected (those with \(\overline{CS}\)<sub>1</sub> = +10.6 V).
- 5. To verify the logic "0" in the bit just programmed remove programming pulse and sense the "OR" tie after lowering the decoder supplies to the conventional V<sub>CC</sub> = +5.0 V, V<sub>FF</sub> = 0 V.




Figure 1

## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Temperature (Ambient) Under Bias
VCC
Input Voltages
Current into Output Terminal
Output Voltages

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V 100 mA -0.5 V to +5.5 V

	TEED OPERATING RAN		-	0/10011		F 11 C \				
PART NUMBERS		MIN	SUPPLY VOLTAGE (V <sub>CC</sub> )			F (ACC)	MAX TEMPERATURE			
		,		5.0 V		5.25 V 0°C to +75°C				
						5.50 V	-55°C to +125°C			
93452XM, 93453XM			See Packa		tion on this		35 € 10 + 125 €			
							data sileet.			
DC CHAR	ACTERISTICS: Over gu	aranteed operat	ing rang		otherwise	noted.	<u> </u>	· · · · · · · · · · · · · · · · · · ·		
SYMBOL CHARAC	CHARACTERISTIC		MIN TYP		MAX UNITS		CONDITIONS			
	CHARACTERISTIC		"""	(Note 1)	I WIAX	ONITS	CONDITIONS			
I <sub>CEX</sub>	Output Leakage Currer (93452 only)	nt			50	μΑ	$V_{CC}$ = 5.25 V, $V_{CEX}$ = 4.95 V, 0°C to +75° Address any HIGH Output			
I <sub>CEX</sub>	Output Leakage Currer (93452 only)	nt			100	μΑ	$V_{CC} = 5.5 \text{ V}, V_{CEX} = 5.2 \text{ V}, -55^{\circ}\text{C to } +129 \text{ Address any HIGH Output}$			
v <sub>OL</sub>	Output LOW Voltage			0.30	0.45	v	$V_{CC} = MIN, I_{OL} = 16 \text{ mA}$ $A_9 = +10.8 \text{ V}, A_2 = 10.8 \text{ V}$			
v <sub>OH</sub>	Output HIGH Voltage (93453 only)		2.4			٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -2.0 mA			
l <sub>off</sub>	Output Leakage Current for HIGH Impedance State (93453 only)				50 -50	μA μA	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V	0°C to +75°C		
l <sub>off</sub>	Output Leakage Currel Impedance State (934				100 -50	μ <b>Α</b> μ <b>Α</b>	V <sub>OH</sub> = 2.4 V V <sub>OL</sub> = 0.4 V	-55°C to +125°C		
v <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All In			
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage for All In			
l <sup>E</sup>	Input LOW Current IFA (Address Input IFCS (Chip Select			-160 -160	-250 -250	μΑ μΑ	$V_{CC} = MAX$ , $V_F = 0.45 \text{ V}$			
<sup>I</sup> R	Input HIGH Current I <sub>RA</sub> (Address Inpu I <sub>RCS</sub> (Chip Select				40 40	μΑ μΑ	V <sub>CC</sub> = MAX, V <sub>R</sub> = 2.4 V			
¹cc	Power Supply Current			120	170	mA	V <sub>CC</sub> = MAX, Outputs Open Inputs Grounded and Chip Selected			
co	Output Capacitance			7		pF	$V_{CC} = 5.0 \text{ V}, V_{O} = 4.0 \text{ V}, f = 1.0 \text{ MHz}$			
CIN	Input Capacitance			4		pF	V <sub>CC</sub> = 5.0 V, V <sub>C</sub>	$V_{CC} = 5.0 \text{ V}, V_{O} = 4.0 \text{ V}, f = 1.0 \text{ MHz}$		
v <sub>c</sub>	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>A</sub>	= -18 mA		

AC CHARACTERISTICS: TA = 0°C to +75°C, VCC = 5.0 V ±5%

	+		LIMITS			
SYMBOL	CHARACTERISTIC	MIN	TYP (Note 1)	MAX	UNITS	CONDITIONS
t <sub>AA</sub> -	Address to Output Access Time		30 30	55 55	ns ns	See Waveforms
tACS-	Chip Select Access Time		15 15	25 25	ns ns	and Test Circuits


AC CHARACTERISTICS:  $T_A = -55^{\circ}C$  to +125°C,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ 

			LIMITS		UNITS	CONDITIONS
SYMBOL CHARACTERISTIC	CHARACTERISTIC	MIN	TYP (Note 1)	MAX		
taa-	Address to Output Access Time		30 30	70. <del>10</del>	ns ns	See Waveforms and Test Circuits
tACS-	Chip Select Access Time		15 15	30 30	ns ns	
	cal limits are at $V_{00} = 5.0 \text{ V} + 25^{\circ}\text{C}$ and may	loading	·			

7-147

# FAIRCHILD ISOPLANAR SCHOTTKY TTL MEMORY 93452/93453





# **AC TEST OUTPUT LOAD**

