# TTL ISOPLANAR MEMORY 93410/93410A

# 256×1-BIT FULLY DECODED RANDOM ACCESS MEMORY

LOADING

DESCRIPTION — The 93410 and 93410A are high-speed 256-bit TTL Random Access Memories with full decoding on chip. They are organized 256 words by one bit and are designed for scratchpad, buffer and distributed main memory applications. The devices have three Chip Select lines to simplify their use in larger memory systems. Address input pin locations are specifically chosen to permit maximum packaging density and for ease of PC board layout. An uncommitted collector output is provided to permit "OR-ties" for ease of memory expansion.

- ORGANIZATION 256 WORDS X 1 BIT
- THREE HIGH-SPEED CHIP SELECT INPUTS
- TYPICAL ACCESS TIME


93410A	Commercial	35 ns
93410	Commercial	45 ns
93410	Military	45 ns


- NON INVERTED DATA OUTPUT
- ON-CHIP DECODING
- POWER DISSIPATION 1.8 mW/BIT
- POWER DISSIPATION DECREASES WITH INCREASING TEMPERATURE

PIN NAMES		(Notes a, b)
$\overline{\text{cs}}_1$ , $\overline{\text{cs}}_2$ , $\text{cs}_3$	Chip Select Inputs	0.5 U.L.
A <sub>0</sub> - A <sub>7</sub>	Address Inputs	0.5 U.L.
D <sub>IN</sub>	Data Input	0.5 U.L.
D <sub>OUT</sub>	Data Output	10 U.L.
D <sub>OUT</sub> WE	Write Enable	0.5 U.L.
NOTES:		

a. 1 Unit Load (U.L.) = 40  $\mu$ A HIGH / 1.6 mA LOW

b. 10 U.L. is the output LOW drive factor. An external pull-up resistor is needed to provide HIGH level drive capability. This output will sink a maximum of 16 mA at  $V_{OUT} = 0.45 \text{ V}$ .





FUNCTIONAL DESCRIPTION - The 93410/93410A are fully decoded 256-bit Random Access Memories organized 256 words by one bit. Word selection is achieved by means of an 8-bit address, An through A7.

Three Chip Select inputs are provided, two are active LOW ( $\overline{CS}_1$  and  $\overline{CS}_2$ ) and the third active HIGH (CS<sub>3</sub>) for maximum logic flexibility. This permits memory array expansion up to 2048 words without the need for additional external decoders. For larger memories the fast chip select access time permits the decoding of Chip Select, CS, from the Address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable,  $\overline{WE}$  (pin 10). With  $\overline{WE}$  held LOW and the chip selected, the data at  $D_{IN}$  is written into the addressed location. To read,  $\overline{WE}$  is held HIGH and the chip selected. Data in the specified location is presented at DOUT and is non-inverted.

Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications, such as memory expansion, the outputs of several 93410s or 93410As can be tied together. In other applications the wired-OR is not used. In either case an external pull-up resistor of R<sub>L</sub> value must be used to provide a HIGH at the output when it is off. Any value of R<sub>I</sub> within the range specified below may be used.

 $\frac{V_{CC} \text{ (MAX)}}{16 - F.O. (1.6)} \leq R_{L} \leq \frac{V_{CC} \text{ (MIN)} - V_{OH}}{N \text{ (I}_{CEX}) + F.O. (0.04)}$ 

N = number of wired-OR outputs tied together F.O. = number of TTL Unit Loads (U.L.) driven

I<sub>CEX</sub> = Memory Output Leakage Current in mA

VOH = Required Output HIGH level at Output Node

The minimum value of  $R_{f L}$  is limited by output current sinking ability. The maximum value of  $R_{f L}$  is determined by the output and input leakage current which must be supplied to hold the output at VOH.

#### TABLE I - TRUTH TABLE

INPUTS					OUTPUT				
CS <sub>1</sub>	WE	D <sub>IN</sub>	DOUT	MODE					
Н	×	х	х	×	Н	Not Selected			
X	Н	×	x	x	н	Not Selected			
X	x	L	х	x	н	Not Selected			
L	L	н	L	L	н	Write "0"			
L	L	н	L	н	н	Write "1"			
L	L	н	н	×	DOUT	Read data from addressed location			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care (HIGH or LOW)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V<sub>CC</sub> Pin Potential to Ground Pin

\*Input Voltage (dc)

\*Input Current (dc)

\*\*Voltage Applied to Outputs (output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +5.5 V

-12 mA to +5.0 mA

0.5 V to +5.50 V

+20 mA

#### **GUARANTEED OPERATING RANGES**

DART NUMBER	SUPP	LY VOLTAGE (V <sub>CC</sub>	AMBIENT TEMPERATURE		
PART NUMBER	MIN	TYP	MAX	Note 4	
93410XC, 93410AXC	4.75 V	5.0 V	5.25 V	0° C to +75° C	
93410XM	4.50 V	5.0 V	5.50 V	−55°C to +125°C	

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip, See Packaging Information Section for packages available on this product.

<sup>\*</sup>Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

<sup>\*\*</sup>Output Current Limit Required.

DC CHARACTERISTICS: Over Operating Temperature Ranges. Notes 1, 2 and 3

SYMBOL P	2000	4E#ED		LIMITS					
	PAHAN	PARAMETER		TYP	MAX	UNITS	CONDITIONS		
VOL	Output LOW Voltage			0.3	0.45	V	VCC = MIN, IOL = 16 mA		
v <sub>IH</sub>	Input HIGH Vo	Itage	2.0	1.6		V	Guaranteed input logical HIGH voltage for all inputs.		
VIL	Input LOW Vol	tage		1.5	0.85	V	Guaranteed input logical LOW voltage for all inputs.		
IL	Input LOW Current			-530	-800	μΑ	V <sub>CC</sub> = MAX , V <sub>IN</sub> = 0 V		
ΊΗ	Input HIGH Current			1.0	20	μΑ	V <sub>CC</sub> = MAX , V <sub>IN</sub> = 4.5 V		
CEX	Output Leakage Current			1.0	50	μΑ	V <sub>CC</sub> = MAX , V <sub>OUT</sub> = 4.5 V		
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.0	-1.5	V	V <sub>CC</sub> = MAX , I <sub>IN</sub> = -10 mA		
1		93410XC		90	135		$T_A = +75^{\circ}C$ $V_{CC} = MAX$		
loc l	Power Supply	93410AXC		100	140	1	T <sub>A</sub> = 0°C All inputs grounded		
	Current	93410XM		90	135	mA	T <sub>A</sub> = +125°C See Power Supply		
		33410VM		100	145	1	T <sub>A</sub> = −55°C vs Temp. Curve		

#### AC CHARACTERISTICS: Over Operating Voltage and Temperature Range

SYMBOL PARAME	BARAMETER	9	93410AXC		93410XC			93410XM				
	FARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	CONDITIONS
READ MODE	DELAY TIMES											
tACS	Chip Select Access Time		20	25		25	30		25	40	пѕ	See Test Circuit
<sup>t</sup> RCS	Chip Select Recovery Time		20	25_	1	25	35_		25	40	ns	and Waveforms
<sup>t</sup> AA	Address Access Time		35	(45)	1	45	60	)	45	76	ns	Note 5
WRITE MODE	DELAY TIMES							† — —			1	
tws	Write Disable Time	10	20	35	10	20	40	10	20	50	ns	
tWR	Write Recovery Time		25	35		25	40	Ì	25	50	ns	
	INPUT TIMING REQUIREMENTS											
tw	Minimum Write Pulse Width	30	20		30	25		40	25		ns	
twsp	Data Set-up Time Prior to Write	5	0		5	0		5	0		ns	See Test Circui
tWHD	Data Hold Time After Write	5	0		5	0		5	0		ns	and Waveforms
<sup>t</sup> WSA	Address Set-Up Time	10	0		10	0		10	0		ns	Notes 6
<sup>t</sup> WHA	Address Hold Time	5	0		5	0		5	0		ns	
twscs	Chip Select Set-up Time	5	0		5	0		5	0		ns	
tWHCS	Chip Select Hold Time	5	0		5	0		5	0		ns	
CIN	Input Pin Capacitance		4	5		4	5		4	5	pF	Measured with a
COUT	Output Pin Capacitance		7	8		7	8		7	8	рF	pulse technique

#### NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represents the "worst case" value for the parameters. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = +25 ^{\circ}\text{C}$ , and MAX loading.
- 4. The Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute. For military range an additional requirement of a two minute warm-up. Temperature range of operation refers to case temperature for Flatpaks and ambient temperature for all other packages. Typical thermal resistance values of the package at maximum temperature are:
  - $\theta_{\rm JA}$  (Junction to Ambient) (at 400 fpm air flow) = 50°C/Watt, Ceramic DIP; 65°C/Watt, Plastic DIP; NA, Flatpak.  $\theta_{\rm JA}$  (Junction to Ambient) (still air) = 90°C/Watt, Ceramic DIP; 110°C/Watt, Plastic DIP; NA, Flatpak.

  - θ<sub>JC</sub> (Junction to Case) = 25°C/Watt, Ceramic DIP; 25°C/Watt, Plastic DIP; 10°C/Watt, Flatpak.
- 5. The MAX address access time is guaranteed to be the "worst case" bit in the memory using a pseudo random testing pattern.
- t<sub>W</sub> measured at t<sub>WSA</sub> = MIN, t<sub>WSA</sub> measured at t<sub>W</sub> = MIN.

