

2104A FAMILY 4096 x 1 BIT DYNAMIC RAM

	2104A-1	2104A-2	2104A-3	2104A-4
Max. Access Time (ns)	150	200	250	300
Read, Write Cycle (ns)	320	375	375	425
Max. IDD (mA)	35	32	30	30

- Highest Density 4K RAM Industry Standard 16 Pin Package
- Low Power 4K RAM: 462mW Operating 27mW Standby
- All Inputs Including Clocks TTL Compatible
- ±10% Tolerance on All Power Supplies +12V, +5V, -5V

- Refresh Period: 2 ms
- On-Chip Latches for Addresses, Chip Select and Data In
- Simple Memory Expansion: Chip Select
- Output is Three-State, TTL Compatible; Data is Latched and Valid into Next Cycle
- RAS-Only Refresh Operation


The Intel® 2104A is a 4096 word by 1 bit MOS RAM fabricated with N-channel silicon gate technology for high performance and high functional density.

The efficient design of the 2104A allows it to be packaged in the industry standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

The use of the 16 pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 2104A on 6 address input pins. The two 6 bit address words are latched into the 2104A by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

A new unique dynamic storage cell provides high speed along with low power dissipation and wide voltage margins. The memory cell requires refreshing for data retention. Refreshing is most easily accomplished by performing a RAS-only refresh cycle or read cycle at each of the 64 row addresses every 2 milliseconds.

The 2104A is designed for page mode operation, RAS-only refresh, and CAS-only deselect.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	-10° C to $+80^{\circ}$ C
Storage Temperature	65°C to +150°C
Voltage on any Pin Relative to VBB	
$(V_{SS} - V_{BB} \ge 4.5V) \dots \dots$	$-0.3V$ to $+20V$
Power Dissipation	1.0W
Data Out Current	50 mA

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS[1]

 $T_A = 0^{\circ}$ to 70° C, $V_{DD} = +12$ V $\pm 10\%$, $V_{CC} = +5$ V $\pm 10\%$, $V_{BB} = -5$ V $\pm 10\%$, $V_{SS} = 0$ V, unless otherwise noted.

	Parameter		Limits						
Symbol		Min.	Typ. ^{2}	Max.	Unit	Conditions			
ILi	Input Load Current (any input)			10	μΑ	V _{IN} = V _{SS} to	VIH MAX		
I _{LO}	Output Leakage Current for High Impedance State			10	μΑ	Chip deselected: RAS and CAS at \			
I _{DD1} [3]	V _{DD} Standby Current		0.7	2	mA	V _{DD} = 13.2V	CAS and RAS at VIH.		
			0.7	1.5	mA	V _{DD} = 12.6V	Chip deselected prior		
I _{BB1}	V _{BB} Standby Current		5	50	μΑ	V _{DD} = 13.2V	to measurement. See Note 5.		
IDD2 ^[3]	Operating V _{DD} Current		24	35	mA	2104A-1	trc = trc min		
			22	32	mA	2104A-2	t _{RC} = t _{RC MIN}		
			20	30	mA	2104A-3, 2104	A-4 trc = trc min		
I _{BB2}	Operating V _{BB} Current		130	325	μΑ	Min cycle time	e. T _A = 0°C		
Icc1 ^[4]	V _{CC} Supply Current when Deselected			10	μΑ				
I _{DD3}	Operating V _{DD} Current		12	25	mA	2104A-1, 2104	A-2 tRC = tRC MIN		
	(RAS-only cycle)		10	22	mA	2104A-3, 2104	A-4 tRC = tRC MIN		
VIL	Input Low Voltage (any input)	-1.0		0.8	٧				
V _{IH}	Input High Voltage (any input)	2.4		7.0	V				
V _{OL}	Output Low Voltage	0.0		0.4	V	I _{OL} = 3.2 mA			
VoH	Output High Voltage	2.4		v _{cc}	V	I _{OH} = -5 mA			

CAPACITANCE [6] TA = 25°C

Symbol	Test	Тур.	Max.	Unit	Conditions	
C _{I1}	Input Capacitance (A ₀ -A ₅ , D _{IN} , CS)	3	7	pF	V _{IN} = V _{SS}	
C ₁₂	Input Capacitance (RAS, WRITE)	3	7	pF	V _{IN} = V _{SS}	:
Co	Output Capacitance (DOUT)	4	7	pF	V _{OUT} = 0V	
C _{I3}	Input Capacitance (CAS)	6	7	р F	V _{IN} = V _{SS}	

- Notes: 1. All voltages referenced to VSS. The only requirement for the sequence of applying voltages to the device is that VDD, VCC, and VSS should never be 0.3V or more negative than VBB. After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycle (any valid memory cycles containing both RAS and CAS) prior to normal operation.
 - 2. Typical values are for TA = 25°C and nominal power supply voltages.
 - 3. The IDD current flows to VSS.
 - 4. When chip is selected VCC supply current is dependent on output loading. VCC is connected to output buffer only.
 - 5. The chip is deselected; i.e., output is brought to high impedance state by CAS-only cycle or by a read cycle with CS at VIH.
 - 6. Capacitance measured with Boonton Meter.

A.C.CHARACTERISTICS[1.2]

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

READ, WRITE, AND READ MODIFY WRITE CYCLES

	Parameter	210	2104A-1		2104A-2		2104A-3		2104A-4	
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
^t REF	Time Between Refresh		2		2		2		2	ms
tRP	RAS Precharge Time	100		120		120		125		ns
tCP	CAS Precharge Time	60		80		110		110		ns
tRCD[3]	RAS to CAS Delay Time	20	50	25	65	35	85	80	135	ns
tCRP	CAS to RAS Precharge Time	0		0		0		0		ns
tRSH	RAS Hold Time	100		135		165		165		ns
t _{AR}	RAS to Address or CS Hold Time	95		120		160		215		ns
tASR	Row Address Set-Up Time	0		0		0		0		ns
†ASC	Column Address or CS Set-Up Time	-10		-10		-10		-10		ns
tRAH	Row Address Hold Time	20		25		35		80		ns
†CAH	Column Address or CS Hald Time	45		55		75		80		ns
iΤ	Rise or Fall Time	3	50	3	50	3	50	3	50	ns
¹0FF	Output Buffer Turn-Off Delay	0	50	0	60	0	60	0	80	ns
tCAC[4,5]	Access Time From CAS		100		135		165		165	ns
tRAC[4]	Access Time From RAS		150		200		250		300	ns

READ CYCLE


Symbol		2104A-1	2104A-2	2104A-3	2104A-4	Unit
	Parameter	Min. Max.	Min, Max.	Min. Max.	Min. Max.	
tRC	Random Read or Write Cycle Time	320	375	375	425	ns
†RAS	FIAS Pulse Width	150 10000	200 10000	250 10000	300 10000	ns
tCAS	CAS Pulse Width	100	135	165	165	ns
†RCS	Read Command Set-Up Time	0	0	0	0	ns
^t RCH	Read Command Hold Time	0	0	0	0	ns
tDOH.	Data Out Hold Time	10	10	10	10	μs


WRITE CYCLE

		2104A-1		2104A-2		2104A-3		2104A-4		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
¹RC	Random Read or Write Cycle Time	320		375		375		425		ns
†RAS	RAS Pulse Width	150	10000	200	10000	250	10000	300	10000	ns
†CAS	CAS Pulse Width	100		135	•	165		165		ns
twcs ^[6]	Write Command Set-Up Time	0		0		0		0		ns
tWCH	Write Command Hold Time	45		55		75		80		ns
twcn	Write Command Hold Time Referenced to RAS	95		120		160		215		ns
twp	Write Command Pulse Width	45		55		75		80		ns
tRWL	Write Command to RAS Lead Time	50		70		85		130		ns
tCWL	Write Command to CAS Lead Time	50		70		85		130		ns
tDS	Data-In Set-Up Time	0		0		0		0		n\$
tDH.	Data-In Hold Time	55		65		75		80		ns
^t DHR	Data-In Hold Time Referenced to RAS	95		120		160		215		ns


NOTES:

- All voltages referenced to VSS.
- 2. A.C. Characteristics assume t_T = 5ns.
- 3. $t_{RCD(MAX)}$ is specified as a reference point only; if $t_{RCD} \le t_{RCD(MAX)}$ access time is t_{RAC} , if $t_{RCD} > t_{RCD(MAX)}$ access time is tRCD + tCAC-
- 4. Load = 2 TTL loads and 100pF.
- 5. Assumes t_{RCD} ≥ t_{RCD}(MAX).
- 6. In a write cycle with twcs ≥ twcs(MIN) the cycle is an early write cycle and DouT will be data written into the selected cell (D_{OUT} = D_{IN}). If t_{CWD} ≥ t_{CWD}(MIN) and t_{RWD} ≥ t_{RWD}(MIN) the cycle is a read-modify-write cycle and D_{OUT} will be data from the selected address read. If neither of the above conditions are satisfied, D_{OUT} is indeterminate.





RAS-ONLY REFRESH CYCLE



(See next page for notes)

A.C.CHARACTERISTICS [7,8]


 $T_A = 0^{\circ}$ to 70° C, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

READ-MODIFY-WRITE CYCLE

Symbol	Parameter	2104A-1		2104A-2		2104A-3		2104A-4		Ι'''
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tRWC	Read Modify Write Cycle Time ^[2]	330		420		480		575		ns
t _{CRW}	RMW Cycle CAS Width	115		155		180		250		ns
t _{RRW}	RMW Cycle RAS Width	165	10,000	220	10,000	265	10,000	385	10,000	ns
t _{RWL}	RMW Cycle RAS Lead Time	50		70		85		130		ns
t _{CWL}	Write Command to CAS Lead Time	50		70		85		130		ns
t _{WP}	Write Command Pulse Width	45		55		75		80		ns
t _{RCS}	Read Command Set-Up Time	0		0		0		0		ns
t _{RWD} [6]	RAS to WÉ Delay	110		145		175		250		ns
t _{CWD} [6]	CAS to WE Delay	60		80		90		115		ns
t _{DS}	Data-In Set-Up Time	0		0		0		0		ns
t _{DH}	Data-In Hold Time	55		6 5		75		80		ns

WAVEFORMS


READ-MODIFY-WRITE CYCLE



Notes: 1,2. VIHMIN or VIHCMIN and VILMAX are reference levels for measuring timing of input signals.

- 3,4. VOHMIN and VOLMAX are reference levels for measuring timing of DOUT.
- 5. Referenced to CAS or WE, whichever occurs last.
- 6. In a write cycle with twos > twos(MIN) the cycle is an early write cycle and Dout will be data written into the selected cell (Dout = DIN). If tcwd > tcwd(MIN) and trwd > trwd(MIN) the cycle is a read-modify-write cycle and Dout will be data from the selected address read. If neither of the above conditions are satisfied, Dout is indeterminate.
- All voltages referenced to VSS.
- 8. A.C. Characteristics assume t_T = 5ns.

TYPICAL CHARACTERISTICS




APPLICATIONS

ADDRESSING

Two externally applied negative going TTL clocks, Row Address Strobe (\overline{RAS}), and Column Address Strobe (\overline{CAS}), are used to strobe the two sets of 6 addresses into internal address buffer registers. The first clock, \overline{RAS} , strobes in the six low order addresses (A_0 - A_1) which selects one of 64 rows and begins the timing which enables the column sense amplifiers. The second clock, \overline{CAS} , strobes in the six high order addresses (A_0 - A_1) to select one of 64 column sense amplifiers and Chip Select (\overline{CS}) which enables the data out buffer.

An address map of the 2104A is shown below. Address "0" corresponds to all addresses at $V_{\rm II}$. All addresses are sequentially located on the chip.

2104A Address Map



DATA CYCLES/TIMING

A memory cycle begins with addresses stable and a negative transition of RAS. See the waveforms on page 4. It is not necessary to know whether a Read or Write cycle is to be performed until CAS becomes valid.

Note that Chip Select (\overline{CS}) does not have to be valid until the second clock, \overline{CAS} . It is, therefore, possible to start a memory cycle <u>before</u> it is known which device must be selected. This can result in a significant improvement in

system access time since the decode time for chip select does not enter into the calculation for access time.

Both the RAS and CAS clocks are TTL compatible and do not require level shifting and driving at high voltage MOS levels. Buffers internal to the 2104A convert the TTL level signals to MOS levels inside the device. Therefore, the delay associated with external TTL-MOS level converters is not added to the 2104A system access time.

READ CYCLE

A Read cycle is performed by maintaining Write Enable (WE) high during CAS. The output pin of a selected device will unconditionally go to a high impedance state immediately following the leading edge of CAS and remain in this state until valid data appears at the output at access time. The selected output data is internally latched and will remain valid for at least tooh MAX. A subsequent CAS must be given to the device either by a Read, Write, Read-Modify-Write, CAS-only or RAS/CAS refresh cycle.

Device access time, $t_{ACC},$ is the longer of two calculated intervals:

1. tacc = trac OR 2. tacc = trcb + tcac

Access time from RAS, trac, and access time from CAS, tcAc, are device parameters. RAS to CAS delay time, trcD, is a system dependent timing parameter. For example, substituting the device parameters to the 2104A-4 yields:

- 3. $t_{ACC} = t_{RAC} = 300$ ns for 80nsec $\leq t_{RCD} \leq 135$ nsec
- 4. $t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 165$ ns for $t_{RCD} > 135$ ns.

Note that if 80nsec \leq t_{RCD} \leq 135nsec, device access time is determined by equation 3 and is equal to t_{RAC}. If t_{RCD} > 135ns, access time is determined by equation 4. This 55ns interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of $\overline{\text{CAS}}$ can occur without affecting access time is provided to allow for system timing skew in the generation of $\overline{\text{CAS}}$. This allowance for a t_{RCD} skew is designed in at the device level to allow minimum access times to be achieved in practical system designs.

WRITE CYCLE

A Write Cycle is generally performed by bringing Write Enable (\overline{WE}) low before \overline{CAS} . Dot i will be the data written into the cell addressed. If \overline{WE} goes low after \overline{CAS} but towp < town min and trwp < trwb min, Dout will be indeterminate.

READ-MODIFY-WRITE CYCLE


A Read-Modify-Write Cycle is performed by bringing Write Enable (\overline{WE}) low during a selected $\overline{RAS}/\overline{CAS}$ cycle with trwp \geq trwp MIN and trwp \geq trwp MIN. Data in must be valid at or before the falling edge of \overline{WE} . In a read-modify-write cycle D_{OUT} is data read from the selected cell and does not change during the modify-write portion of the cycle.

CAS ONLY (DESELECT) CYCLE

In some applications, it is desirable to be able to deselect all memory devices without running a regular memory cycle. This may be accomplished with the 2104A by performing a $\overline{\text{CAS}}$ -Only Cycle. Receipt of a $\overline{\text{CAS}}$ without RAS deselects the 2104A and forces the Data Output to the high-impedance state. This places the 2104A in its lowest power, standby condition. I_{DD} will be about twice I_{DD1} for the first cycle of $\overline{\text{CAS}}$ -only deselection and I_{DD1} for any additional $\overline{\text{CAS}}$ -only cycles. The cycle timing and $\overline{\text{CAS}}$ timing should be just as if a normal $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle was being performed.

CHIP SELECTION/DESELECTION

The 2104A is selected by driving $\overline{\text{CS}}$ low during a Read,



Write, or Read-Modify-Write cycle. A device is deselected by 1) driving \overline{CS} high during a Read, Write, or Read-Modify-Write cycle or 2) performing a \overline{CAS} Only cycle independent of the state of \overline{CS} .

REFRESH CYCLES

Each of the 64 rows internal to the 2104A must be refreshed every 2 msec to maintain data. Any cycle (Read, Write, Read-Modify-Write, RAS-only refresh) refreshes the entire selected row (defined by the low order row addresses). The refresh operation is independent of the state of chip select. It is evident, of course, that if a Write or Read-Modify-Write cycle is used to refresh a row, the device should be deselected (CS high) if it is desired not to change the state of the selected cell.

RAS/CAS TIMING

The device clocks, RAS and CAS, control operation of the 2104A. The timing of each clock and the timing relationships of the two clocks must be understood by the user in order to obtain maximum performance in a memory system.

The RAS and CAS have minimum pulse widths as defined by tras and toas respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving RAS and/or CAS low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle must not begin until the minimum precharge time, trep. has been met.

PAGE MODE OPERATION

The 2104A is designed for page mode operation. Product tested to page mode operating specifications are available upon request.

POWER SUPPLY


Typical power supply current waveforms versus time are shown below for both a $\overline{RAS}/\overline{CAS}$ cycle and a \overline{CAS} only cycle. IDD and IBB current surges at \overline{RAS} and \overline{CAS} edges make adequate decoupling of these supplies important. Due to the high frequency noise component content of the current waveforms, the decoupling capacitors should be low inductance, ceramic units selected for their high frequency performance.

It is recommended that a 0.1 μF ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1 μF ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10 μF tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

A 0.01 μF ceramic capacitor is recommended between V_{CC} and V_{SS} at every eighth device to prevent noise coupling to the V_{CC} line which may affect the TTL peripheral logic in the system.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD} , V_{BB} , and V_{SS} supply lines be

gridded both horizontally and vertically at each device in the array. This technique allows use of double-sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



DECOUPLING CAPACITORS

D = 0.1 μ F to V_{DD} TO V_{SS}

 $B = 0.1 \mu F V_{BB} TO V_{SS}$

 $C = 0.01 \mu F V_{CC} TO V_{SS}$