ISSI

8K X 8 HIGH SPEED CMOS STATIC RAM

JANUARY 1990

FEATURES

- Very High Speed 20, 25, 30 ns (Max.)
- · Fast output enable (tOE) for cache applications
- · Automatic power-down when chip is deselected
- CMOS Low Power Operation
 - 400mW (Typical) Operating
 - 55mW (Typical) Standby
 - 25µW (Typical) Power-down
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation-no clock refresh required
- · Three state outputs
- Two chip enables (CE1 and CE2) for simple memory expansion
- · Data retention as low as 2V for battery back-up

DESCRIPTION


The ISSI IS61C64 is a very high speed, low power, 8192 words by 8 bit static RAM. It is fabricated using ISSI's high performance CMOS double metal technology. This highly reliable process coupled with inovative circuit design techniques, yields access times as fast as 20ns with low power consumption.

When $\overline{\text{CE1}}$ is high or CE2 is low (de-selected), the device assumes a standby mode at which the power dissipation can be reduced down to 25 μ W (typical) with CMOS input levels.


Easy memory expansion is provided by using two chip Enable Inputs, $\overline{CE}1$ and CE2. The active low Write Enable $\overline{(WE)}$ controls both writing and reading of the memory.

The IS61C64 is packaged in the JEDEC standard 28 pin, 600mil DIP, the space saving 300mil DIP and SOP surface mount packages.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Integrated Silicon Solution, Inc.

680 Almanor Avenue, Sunnyvale, California 94086 (408) 733-4774 FAX (408) 245-4774

This document contains preliminary data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. IS61C64 Rev. 1, © Copyright 1990, Integrated Silicon Solution, Inc.

IS 61C64

ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	VALUE	UNIT
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC output Current (low)	20	mA

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to 70°C	5V <u>+</u> 10%
Industrial	-40°C to 85°C	5V <u>+</u> 10%

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics over Operating Range

				64-S20	IS61C	64-S25	IS61C	64-S30	
Parameters	Description Test Conditions	IS61C64-L20		IS61C64-L25		IS61C64-L30		Units	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Vон	Output HighVoltage	Vcc = Min., Ioh = -4.0mA	2.4		2.4		2.4		٧
Vol	Output Low Voltage	Vcc = Min., lol = 8.0 mA		0.4		0.4		0.4	٧
VIH	Input High Voltage		2.2	Vcc	2.2	Vcc	2.2	Vcc	v
ViL	Input Low Voltage (2)		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
lц	Input Leakage	GND ≤ Vin ≤ Vcc	-10	10	-10	10	-10	10	μ A
ILO	Output Leakage	GND ≤ Vouт ≤ Vcc, Output Disabled	-10	10	-10	10	-10	10	μA
los	Output Short Circuit Current (1)	Vcc = Max., Vout = GND		100		80		65	mA
Icc ₁	Vcc Operating Supply Current (3)	Vcc = Max., IOUT = 0mA, f = 0		140		120		105	mA
Icc ₂	Vcc Dynamic Operating Supply Current (3)	Vcc = Max., IOUT = 0 mA, f = fmax.		170		145		125	mA
ISB ₁	TTL Standby Current (TTL Inputs) (3)	$\frac{Vcc}{CE1} = Max.$, $Vin = Vih or Vil$ $CE1 \ge Vih or CE2 \le Vil$, $f = 0$		30		25		20	mA
Isb ₂	CMOS Standby		S	5	S	4	S	3	mA
1362	(3)) CE2 \leq 0.2V, Vin \geq Vcc - 0.2V, OR Vin \leq 0.2V, f = 0		100	L	100	L	100	μΑ

Notes:

- 1. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2. $V_{IL} = -3.0V$ for pulse width less than 10ns.
- 3. AT f=fmax address and data input are cycling at the maximum frequency, f=0 means no input lines change.

Capacitance (1,2)

SYMBOL	PARAMETER	CONDITIONS		UNIT
Cin	Input Capacitance	VIN = 0V	5	pF
Соит	Input/Output Capacitance	Vout = 0V	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA= 25°C, f=1MHz, Vcc=5.0V

TRUTH TABLE

MODE	WE	CE,	CE ₂	ŌE	I/O OPERATION	V _{cc} CURRENT
Not Selected	Х	Н	Х	Х	High Z	Isb ₁ , Isb ₂
(Power Down)	Х	Х	L	Х	High Z	Isb ₁ , Isb ₂
Output Disabled	Н	L	Н	Н	High Z	lcc ₁ ,lcc ₂
Read	Н	L	Н	L	D оит	lcc ₁ ,lcc ₂
Write	L	L	Н	Х	Din	lcc ₁ ,lcc ₂

Switching Characteristics Over Operating Range (1)

Switching Characteristics Over Operating Hange (1)								
	Description	IS61C64-S20 IS61C64-L20		IS61C64-S25 IS61C64-L25		IS61C64-S30 IS61C64-L30		Units
Parameters								
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE								
tRC	Read Cycle Time	20		25		30		ns
tAA	Address Access Time		20		25		30	ns
tOHA	Output Hold Time	3		3		3		ns
tACE1	CE1 Access Time		20		25		30	ns
tACE2	CE2 Access Time		20		25		30	ns
tDOE	OE Access Time		7		9		12	ns
tLZOE	OE to Low Z Output	0		0	-	.0		ns
tHZOE(2)	OE to High Z Output		7		9		12	ns
tLZCE1	CE1 to Low Z Output	3		3 _		3		ns
tLZCE2	CE2 to Low Z Output	3		3		3		ns .
tHZCE(2)	CE1 or CE2 to High Z Output		10		12		15	ns
tPU	CE1 or CE2 to Power Up	0		0		0		ns
tPD	CE1 or CE2 to Power Down		20		20		20	ns
WRITE CYCLE								
tWC	Write Cycle Time	20		25		30		ns
tSCE1	CE1 to Write End	17		22		25		ns
tSCE2	CE2 to Write End	17		22		25		ns
tAW	Address Set-up Time to Write End	15		20		25		ns
tHA	Address Hold from Write End	0		0		0		ns
tSA	Address Set-up Time	0		0		0		ns
tPWE (4)	WE Pulse Width	12		15		18		ns
tSD	Data Set-up to Write End	10	<u> </u>	12		15		ns
tHD	Data hold from Write End	0		0		0		ns
tHZWE (2)	WE Low to High-Z Output		10		12		15	ns
tLZWE	WE High to Low-Z Output	0	<u></u>	0	L	0		ns


Notes:

- 1. Test conditions assume signal transition times of 5ns or less, timing reference levels of 1.5V, Input pulse levels of 0 to 3.0V and output loading specified in figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured \pm 500mV from steady state voltage.
- 3. The internal write time is defined by the overlap of CE1 low, CE2 high and WE low. All signals must be in valid states to initiate a Write, but anyone can go inactive to terminate the Write. The Data input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 4. Tested with OE high.
- 5. WE is high for a Read Cycle.
- 6. The device is continuously selected. OE, CE1 = VIL, CE2 = VIH.
- 7. Address is valid prior to or coincident with CE1 Low and CE2 High transitions.
- 8. I/O will assume the High-Z state if OE=VIH.

AC TEST CONDITIONS


Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level	0 V to 3.0V 5ns 1.5V
---	----------------------------

AC TEST LOADS




AC WAVEFORMS


READ CYCLE NO. 1 (Note 5,6)




READ CYCLE NO. 2 (Note 5,7)



WRITE CYCLE NO. 1 (WE controlled) (Note 3,8)




WRITE CYCLE NO. 2 (CE1, CE2 controlled) (Note 3,8)



DATA RETENTION CHARACTERISTICS (L Version only)

Parameter	Description	Test Condition	Min.	Max.	Units
VDR	VCC for retention of data	<u>VCC</u> = 2.0V	2.0		V
ICCDR	Data retention current	CE1 ≥ VCC - 0.2V,		100	μA
tCDR	Chip deselect to data retention time] CE2 ≤ 0.2V,	0		ns
tR	Operation recovery time	CMOS Inputs	tRC		ns
IL I	Input leakage current			2	μ A

DATA RETENTION WAVEFORM



PIN DESCRIPTIONS

A₀ - A₁₂ Address Inputs

These 13 address inputs select one of the 8192 8-bit words in the RAM.

CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input

CE1 is active Low and CE2 is active High. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

OE Output Enable Input

The ouput enable input is active Low. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the I/O pins and they will be enabled. The I/O pins will be in the high-impedance state when \overline{OE} is inactive.


WE Write Enable Input

The write enable input is active Low and controls read and write operations. With the chip selected, when \overline{WE} is Low Input data present on the I/O pins will be written into the selected memory location.


I/O 0 - I/O7

These 8 bidirectional ports are used to read data from or write data into the RAM.


SOP Package Type





300 MIL Plastic Dip Package Type



600 MIL Plastic Dip Package Type







CDEED (no)	ORDER	PACKAGE	TEMPERATURE RANGE
SPEED (ns)	PART NUMBER		
20	IS61C64-S20N	Plastic DIP - 300 mil	0°C to +70°C
20 STD.	IS61C64-S20P	Plastic Small Outline	0°C to +70°C
20	IS61C64-S20W	Plastic DIP - 600 mil	0°C to +70°C
20	IS61C64-L20N	Plastic DIP - 300 mil	0°C to +70°C
20 LOW	IS61C64-L20P	Plastic Small Outline	0°C to +70°C
20 POWER	IS61C64-L20W	Plastic DIP - 600 mil	0°C to +70°C
25	IS61C64-S25N	Plastic DIP - 300 mil	0°C to +70°C
25 STD.	IS61C64-S25P	Plastic Small Outline	0°C to +70°C
25	IS61C64-S25W	Plastic DIP - 600 mil	0°C to +70°C
25	IS61C64-L25N	Plastic DIP - 300 mil	0°C to +70°C
25 LOW	IS61C64-L25P	Plastic Small Outline	0°C to +70°C
25 POWER	IS61C64-L25W	Plastic DIP - 600 mil	0°C to +70°C
30	IS61C64-S30N	Plastic DIP - 300 mil	0°C to +70°C
30 STD.	IS61C64-S30P	Plastic Small Outline	0°C to +70°C
30	IS61C64-S30W	Plastic DIP - 600 mil	0°C to +70°C
30	IS61C64-L30N	Plastic DIP - 300 mil	0°C to +70°C
30 LOW	IS61C64-L30P	Plastic Small Outline	0°C to +70°C
30 POWER	IS61C64-L30W	Plastic DIP - 600 mil	0°C to +70°C



Integrated Silicon Solution, Inc.
680 Almanor Avenue, Sunnyvale, California 94086 (408) 733-ISSI FAX (408) 245-ISSI