## 4096x1-BIT DYNAMIC RAM

## MK4015 (J/N)

#### **FEATURES**

- Recognized industry standard 16-pin configuration from Mostek
- □ 250ns access time, 380ns cycle
- ☐ Output data latched and valid into next cycle
- ☐ Low Power: 462mW active (max) 38mW standby (max)

- ☐ Improved performance with "gated CAS", "RAS only" refresh, and Read-Modify-Write
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output


#### **DESCRIPTION**

The MK 4015 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4015 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4015 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.


A unique multiplexing and latching technique for the address inputs permits the MK 4015 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4015 also incorporates several flexible operating modes. In addition to the usual read and write cycles, read-modify write, and RAS-only refresh cycles are available with the MK 4015.

## **FUNCTIONAL DIAGRAM**



## **PIN CONNECTIONS**



### PIN NAMES

A<sub>0</sub>-A<sub>5</sub> ADDRESS INPUTS COLUMN ADDRESS STROBE

CS CHIP SELECT
DIN DATA IN
DOUT DATA OUT

DOUT RAS ROW ADDRESS STROBE WRITE READ/WRITE INPUT POWER (-5V)

VCC POWER (+5V)
VDD POWER (+ 12V)
VSS GROUND

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to VBB0.5V to +20V
Voltage on VDD, VCC relative to VSS1.0V to +15V
$V_{BB}-V_{SS}$ ( $V_{DD}-V_{SS} > 0$ )
Operating temperature, TA (Ambient) 0°C to +55°C
Storage temperature (Ambient)(Ceramic)65°C to + 150°C
Storage temperature (Ambient)(Plastic)55°C to + 125°C
Short Circuit Output Current50mA
Power dissipation

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_{A} \leq 55^{\circ}C)^{-1}$ 

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>DD</sub>	Supply Voltage	11.4	12.0	12.6	volts	2
VCC	Supply Voltage	4.5V	5.0	5.5	volts	2,3
VSS	Supply Voltage	0	0	0	volts	2
V <sub>BB</sub>	Supply Voltage	-4.5	-5.0	-5.5	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	3.0		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	3.0		7.0	volts	2
VIL.	Logic O Voltage, all inputs	-1.0		.65	volts	2

## DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 55^{\circ}\text{C})^{\text{1}} \, (\text{V}_{DD} = 12.0 \text{V} \pm 5\%; \, \text{V}_{CC} = 5.0 \text{V} \pm 10\%; \, \text{V}_{SS} = 0 \text{V}; \, \text{V}_{BB} = -5.0 \text{V} \pm 10\%)$ 

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
DD1	Average V <sub>DD</sub> Power Supply Current			35	mA	5
IDD2	Standby V <sub>DD</sub> Power Supply Current			3	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
ICC	VCC Power Supply Current				mA	6
IBB	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
IO(L)	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ IOUT = -5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ IOUT = 3.2mA			0.4	volts	

#### NOTES

- 1.  $T_A$  is specified for operation at frequencies to  $t_{RC} \ge t_{RC}$  (min).
- 2. All voltages referenced to  $V_{\mbox{\footnotesize SS}}$  .
- Output voltage will swing from V<sub>SS</sub> to V<sub>CC</sub> when enabled, with no output load. For purposes of maintaining data in standby mode, V<sub>CC</sub> may be reduced to V<sub>SS</sub> without affecting refresh operations or data retention. However, the V<sub>OH</sub> (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 5. Current is proportional to cycle rate. I  $_{DD1}$  (max) is measured at the cycle rate specified by t $_{RC}$  (min). See figure 1 for I  $_{DD1}$  limits at other cycle rates.
- 6. I<sub>CC</sub> depends on output loading. During readout of high level data  $V_{CC}$  is connected through a low impedance (135 $\Omega$  typ) to Data Out. At all other times I<sub>CC</sub> consists of leakage currents only.
- 7. All device pins at 0 volts except  $V_{BB}$  which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9.  $0V \leqslant V_{OUT} \leqslant + 10V$ .
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\triangle Q}{\triangle V}$$
 with  $\triangle V = 3$  volts.

11. A.C. measurements assume t<sub>T</sub> = 5ns.

# 4096x1-BIT DYN RAM

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS<sup>4</sup>, <sup>11</sup>, <sup>17</sup>

 $(0^{\circ}C \le TA \le 55^{\circ}C)^{1}$  (VDD = 12.0V  $\pm$  5%, VCC = 5.0V  $\pm$  10%, VSS = OV, VBB = -5.0V  $\pm$  10%)

		MK	MK4015		
	PARAMETER	MIN	MAX	Units	Notes
<sup>t</sup> RC	Random read or write cycle time	380		ns	
tRWC	Read write cycle time	395		ns	
tRMW	Read modify write cycle time	470		ns	
<sup>t</sup> RAC	Access time from row address strobe		250	ns	13,15
<sup>t</sup> CAC	Access time from column address strobe		165	ns	14,15
tOFF	Output buffer turn-off delay		60	ns	
tRP	Row address strobe precharge time	120		ns	
<sup>t</sup> RAS	Row address strobe pulse width	250	4000	ns	
<sup>t</sup> RSH	Row address strobe hold time	165		ns	
tCAS	Column address strobe pulse width	165	4000	ns	
tCSH	Column address strobe hold time	250		ns	
<sup>t</sup> RCD	Row to column strobe delay	35	85	ns	16
t <sub>ASR</sub>	Row address set-up time	0		ns	
tRAH	Row address hold time	35		ns	
tASC	Column address set-up time	0	***************************************	ns	
tCAH	Column address hold time	75		ns	
tAR	Column address hold time referenced to RAS	160		ns	
tCSC	Chip select set-up time	0		ns	
<sup>t</sup> CH	Chip select hold time	75		ns	
tCHR	Chip select hold time referenced to RAS	160		ns	
tŢ	Transition time (rise and fall)	3	50	ns	17
tRCS	Read command set-up time	0		ns	
tRCH	Read command hold time	· · · · · · · · · · · · · · · · · · ·		ns	
tWCH	Write command hold time	75		ns	
tWCR	Write command hold time referenced to RAS	160		ns	
tWP	Write command pulse width	75		ns	
tRWL	Write command to row strobe lead time	100		ns	
tCWL	Write command to column strobe lead time	100		ns	
<sup>t</sup> DS	Data in set-up time	0		ns	18
<sup>t</sup> DH	Data in hold time	75		ns	18
<sup>t</sup> DHR	Data in hold time referenced to RAS	160		ns	
tCRP	Column to row strobe precharge time	0		ns	
tRFSH	Refresh period		1	ms	
twcs	Write command set-up time	0		ns	19
tCWD	CAS to WRITE delay	90		ns	19
tRWD	RAS to WRITE delay	175		ns	19
tDOH	Data out hold time	4		μs	

#### Notes Continued

- 13. Assumes that  $t_{RCD} \leq t_{RCD}$  (max).
- 14. Assumes that  $t_{RCD} \geqslant t_{RCD}$  (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are restrictive operating parameters in a read/write or read/modify/write cycle only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.


## AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 55^{\circ}\text{C}) \text{ (V}_{\text{DD}} = 12\text{V} \pm 5\%; \text{V}_{\text{SS}} = 0\text{V}; \text{V}_{\text{BB}} = -5.0\text{V} \pm 10\%)$ 

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A <sub>0</sub> -A <sub>5</sub> ), D <sub>1N</sub> , <del>C</del> S	4	5	pF	10
C <sub>12</sub>	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
C <sub>0</sub>	Output Capacitance (DOUT)	5	7	pF	8,10

## MAXIMUM IDD1 vs. CYCLE RATE

Figure 1



SUPPLEMENT - To be used in conjunction with MK4027(P/J/N)-1/2/3 data sheet.